Abstract-Analysis and experimental results for a new switching scheme and topology for charge sharing DACs used in successive approximation register (SAR) ADCs is presented. The characteristics of the SAR algorithm are exploited to develop a switching scheme that reduces the number of required unit capacitors by nearly an order of magnitude over conventional charge sharing DACs without the aid of any additional reference voltages. The proposed topology also enables a rail-to-rail voltage swing at the DAC output enabling a differential voltage input at the ADC of up to twice the supply voltage. An 8-bit SAR ADC using the proposed DAC is implemented in a 90nm CMOS process and consumes 700 nW at 0.7 V and 100 kS/s while occupying 0.0135 mm 2 .
I. INTRODUCTION
The SAR ADC architecture [1] has become a popular topology for low-to-medium resolution, low-speed and low-power applications because of its low analog complexity and amenability towards voltage scaling in scaled CMOS processes [2] . Consequently, a growing number of systems ranging from biomedical to power management applications are integrating multiple ADCs for monitoring purposes [3] [4] [5] .
In emerging biomedical applications such as wireless implantable neural recorders, the energy constraints are strict, while the sampling frequencies (<200kS/s) and required resolutions (6-10 bits) are modest. Thus, the SAR ADC architecture is a sensible and widely adopted choice for use in digitizing sensor data in these systems [3, 4] . In these multi-channel systems, the bandwidth of each channel is low, so a common strategy used for integration is to time-multiplex the ADC across many amplifiers. However, as shown in Fig. 1 , the drawback of this approach is that the power overhead associated with multiplexing in the analog domain can be dominant [4] ; both the buffers and the analog multiplexing circuitry must maintain signal linearity to the ADC and require relatively high power to do so. Alternatively, if the efficiency of the ADC could be leveraged such that there was a separate ADC per channel, and multiplexing was performed in the digital domain, the power per channel as well as the system complexity could be reduced. However, this approach is typically impractical if not impossible because of area constraints. For resolutions in the 8-10 bit range, the ADC area far outweighs the area of the amplifiers, but if the area overhead could be reduced, then system power savings could be realized by integrating more ADCs.
In this work, we present analysis and experimental results for an alternative DAC topology and switching scheme that relies on only a 1:1 capacitor ratio and leverages the inherent memory of the SAR switching algorithm to reduce the total number of capacitors needed with minimal conversion cycle overhead. Unlike previous schemes to reduce the DAC capacitor array [6, 7] , the proposed approach does not require any additional reference voltage and is not sensitive to specific ratios of parasitic capacitances. The proposed switching scheme also utilizes charge recycling to reduce the power and is capable of outputs spanning the full supply voltage. The following sections will first give a brief background on chargesharing SAR ADCs and then describe the proposed switching scheme. The remaining sections will provide some analysis, simulated and measured results, and conclusions. Fig. 2 shows the block diagram and an example of the SAR conversion algorithm as originally proposed [1] while Fig. 3a shows the corresponding charge-redistribution DAC used to generate the reference levels during the conversion. The conventional redistribution DAC relies on ratios of binary weighted capacitors to generate the intermediate voltage levels between a reference voltage, V REF , and ground. As many works have noted, the original charge sharing topology is inefficient in its use of charge and incurs an exponential area and power penalty as the resolution of the ADC increases [6] [7] [8] .
II. CHARGE-REDISTRIBUTION SAR ADCS
This shortcoming was also recognized by the original authors who offered an alternative implementation of the chargeredistribution DAC (Fig. 3b ) that requires only two nominally identical capacitors [9] . Each output voltage level is generated by sequentially pre-charging or discharging C 1 and then connecting C 1 to C 2 in order to incrementally add or subtract charge from C 2 . While the binary weighted capacitor scheme requires exponentially more unit capacitors as the resolution of the ADC increases, the drawback for the serial DAC based ADC is that the number of internal conversion cycles increases exponentially with the ADC resolution. Consequently, it is exponentially slower as the ADC resolution increases. III. DAC TOPOLOGY AND SWITCHING SCHEME The two original charge-redistribution topologies offer a choice between size and speed, but ideally both the size and speed of the DAC and ADC should scale well with ADC resolution. In this work, we propose a charge-redistribution DAC that is a marriage of the two original ideas: where the conversion speed scales linearly but whose size scales roughly quadratically (vs. exponentially) with ADC resolution.
A. DAC Topology
The binary weighted DAC shown in Fig. 3a , is designed such that any output voltage level can be generated in a single cycle by connecting the appropriate switches. However, at any given stage in the SAR algorithm, only one of two possible voltage levels needs to be generated for the following comparison. This implies that there is some overhead in the binary weighted array. From Fig. 2 , it can be seen that every voltage level that the DAC must generate is always the average of the current reference voltage and some previously visited voltage level (including V REF and ground). Our proposed DAC topology leverages this observation in order to reduce the size and power of the DAC.
Recall that the serial DAC circuit proposed in [9] utilizes iterative averaging to generate different output levels. We utilize a similar concept, but in order to reduce the conversion time, many unit capacitors are used in parallel such that some can be used to store voltage levels that have already been visited. Thus, those voltage levels do not have to be iteratively reproduced and the conversion time becomes linear with the number of bits. Fig. 4 shows a schematic of the proposed DAC where each capacitor in the DAC array has nominally the same unit capacitance value, C u .
B. Voltage Generation Algorithm
In order to determine the number of unit capacitors required by the DAC for N-bits of resolution, the switching scheme and voltage generation algorithm should be understood first. Fig. 5 shows an example of an ideal (C p =0) 5-bit conversion using the proposed capacitor switching scheme.
The conversion begins by charging half of the capacitor bank to V REF and the other half to ground. All capacitors are then connected to the output node, V x , which nominally produces V REF /2 at the output. Each comparison afterwards produces a new visited voltage level and in the process leaves behind some of the capacitors used to generate that voltage level. This process continues until only two unit capacitors, one for each of the last two voltages, are left to connect to the output.
As the example in Fig. 5 shows, the conversion time is equivalent to the conventional approach with a worst case overhead of two charging cycles (which can be implemented in parallel with or between conversions). Only the first two bits may require charging to either V REF or ground, because after that the input voltage is known to be in a certain quadrant. In the example shown, one charging cycle is omitted because the signal is known to lie between 1/2 and 1/4. Thus, there is no need for any capacitors to hold either 1 or 0.
C. DAC Array Scaling
As seen in the example, the proposed 5-bit DAC requires only 8 unit capacitors as opposed to the 32 that are needed in a conventional charge-sharing DAC. The size of the capacitor array as a function of the DAC resolution is shown in Table I along with the equation describing the number of capacitors that are shared during each conversion cycle (C B ) to resolve bit B. The C B for each conversion can be determined recursively by starting at the LSB (B=0) and observing that minimally two unit capacitors are required to generate the last reference voltage. A similar argument can be made regarding B=1. The 
IV. DAC DESIGN CONSIDERATIONS
The preceding discussion regarding the DAC has assumed idealized conditions. However, like many other charge-sharing techniques, the proposed topology is not impervious to parasitics and other non-idealities. In this section, we will discuss some of the design considerations and limitations of the proposed architecture.
A. Capacitor Parasitics
In the proposed DAC topology, there are only switches on one side of the capacitor array so the only node at which parasitics are a concern is at the top plate of the capacitor. Since the other end of the capacitor is attached to ground, any stray parasitics to ground will simply add to the nominal value of C u provided that it is the same for every element in the array. However, since the node, V x , is not actively driven during a conversion cycle, any parasitic capacitance (C p in Fig. 4) at that node will introduce error in the conversion. The DAC output voltage generated for each comparison can be calculated as:
where C B is the number of shared unit capacitors defined in Table I and C p is the parasitic capacitance at node V x . In (1), V x,n is the next voltage level to be generated, while V x,n-1 was the last voltage level generated, and V x,n-N is some previously visited voltage level such that V x,n-N -V x,n =V REF /2 n . Thus, if C p =0, each voltage generated is exactly the average of two previous states.
As the conversion resolves less significant bits, the number of capacitors shared decreases so the relative impact of the parasitic capacitance grows. However, the incremental charge error due to the parasitic capacitance shrinks by a factor of two with each comparison since the residual voltage on the parasitic capacitance will get closer to the desired DAC output voltage with each comparison. The net effect, like in many converters, is that the error in the MSB comparisons is still dominant. Fig. 6 plots the impact of C p on DAC linearity for an 8-bit DAC. The peak-to-peak INL of the DAC is plotted against the ratio C p /C u and the corresponding DNL and INL plots for when C p /C u is 0.1 and 0.5 are also plotted for reference. As the plots show, in order to get an INL below +/-0.5 LSB, the unit capacitance, C u , should be about 10x larger than the parasitic cap at the output node. Unlike other switching schemes, this condition does not have to be precise just met.
B. Capacitor Mismatch
In the proposed design, every capacitor in the array has nominally the same value (Cu) so the only ratio that requires good matching is the 1:1 ratio. This makes the design robust to systematic errors in the capacitor array. However, random errors across the DAC array can still lead to errors. The impact of these random variations in captured in Fig. 7 which plots the INL of an 8-bit DAC for 3σ Cu variations of 3% and 15%. As the plots show, the DAC shows a fairly muted response even to significantly large random per unit capacitor variations. The reason for this is because the output voltage for each comparison is generated from the average of many capacitors reducing the effective standard deviation to:
where σ Cu is the standard deviation of the unit capacitor mismatch and σ Cb is the standard deviation of the total capacitance shared per comparison.
V. CIRCUIT IMPLEMENTATION AND RESULTS In order to experimentally verify the proposed switching scheme, an 8-bit SAR ADC is implemented in a 90 nm CMOS process for use in capturing amplified biomedical signals [10] . Fig. 8 shows the block diagram for the SAR ADC. The ADC uses two separate 8-bit versions of the proposed DAC array in a pseudo-differential configuration to achieve a differential rail-to-rail input range of +/-VREF. A dual input differential comparator is used to resolve the bits across the large range of inputs and besides transistor leakage, the entire design draws no static current. The 8-bit conversion is implemented with 12 internal ADC cycles and each unit capacitor (C u ), realized with vertical wire capacitors, is nominally 100fF.
A. ADC Architecture

B. ADC Area and Power
The chip die photo and block layout are shown in Fig. 9 . The entire differential ADC occupies less than 150 μm x 90 μm in a 90 nm CMOS process. The remaining results are reported for the ADC operating at 0.7 V (V REF and V DD ) at which it consumes 700 nW for a sampling frequency of 100 kS/s.
As the example in Fig. 5 showed, there is a residual charge left in the DAC array after each conversion so the energy required to recharge the DAC is dependent on the previous code value. Fig. 10 plots this code dependent energy per conversion over the range of DAC Codes. In the differential implementation the DACs are both preset to whichever rail they are closer to and then shorted to one another to generate the first voltage level. Thus, only one of the two DACs is drawing energy from the supply for each conversion. Assuming a uniform set of conversion codes, roughly 30 nW of the 700 nW of power can be attributable to the DAC array.
C. Measured ADC Performance
Due to miscalculations and some careless layout during design time there were unaccounted for parasitics at the DAC output node, V x . Similarly, the bandwidth of the sample and hold circuits were limited to less than 3 kHz at the measured operating voltages. These circuit errors obscured our ability to test the ADC and the DAC to its potential and limited the perceived performance of this topology. However, the measured results do correlate well with simulations suggesting that there is a clear path to correcting many of these errors.
The INL and DNL performance of the DAC are measured and plotted in Fig. 11 along with the simulated INL and DNL for a C p value of 57 fF (which was found through simulation). As the plots show, there is good predictability from the simulated and analytic results. Because of the miscalculation in choosing C u , the +/-4 LSB of INL error immediately reduces the effective resolution of the ADC to about 5 bits.
This result is confirmed by the measured results for SNR, SNDR and SFDR in Fig. 12 which show an ENOB of about 4.5 bits. As described earlier, the sampling bandwidth of the sample and hold circuit was limited to less than 3 kHz and this can be seen in the SNDR plot versus the input frequency. Also, as seen in the SNDR plot versus sampling frequency, there is a low end limit to sampling frequency due to device leakage.
VI. CONCLUSION Despite all of the egregious circuit design shortcomings, the FOM for the ADC, assuming that the sample and hold circuit is limiting frequency is still 310 fJ/conversion step for an ENOB of only 4.5 bits. Since the power in the DAC array is relatively negligible, sizing up the unit capacitor by a factor of 5 and optimizing the aspect ratio of the capacitors would recover at least 2 bits of resolution without significant impact on the total power. Even with 5x larger capacitors, the area of this design is still less than a conventional 8-bit design using 1fF unit capacitors [11] . The energy results along with the clear area advantages suggest that this topology merits further exploration for low-power and low-area applications. 
